The Three Buses - Data Highways

Part of CPU Architecture ยท Section 5 of 8

Key FactsUnit: 3.4 Computer SystemsGCSE

Buses are the communication pathways connecting CPU components to memory and peripherals:

  • Address Bus (one-way) - Carries the memory ADDRESS (WHERE to look). Like a postcode telling the postman which house. Goes FROM CPU TO memory only.
  • Data Bus (two-way) - Carries the actual DATA (WHAT is being transferred). Like the actual letter being delivered. Goes both ways between CPU and memory.
  • Control Bus (two-way) - Carries COMMAND signals (read, write, clock). Like instructions telling the postman what to do. Coordinates everything.
Memory Trick: ABC

Address = WHERE (like an address on an envelope)

Data = WHAT (the actual content)

Control = HOW (read? write? when?)

This key facts covers The Three Buses - Data Highways within CPU Architecture for GCSE Computer Science. Revise CPU Architecture in 3.4 Computer Systems for GCSE Computer Science with 16 exam-style questions and 12 flashcards. This topic appears regularly enough that it should still be part of a steady revision cycle. It is section 5 of 8 in this topic. Use this key facts to connect the idea to the wider topic before moving on to questions and flashcards.

Practice questions for CPU Architecture

Which component of the CPU carries out arithmetic and logical operations?

  • A. Control Unit
  • B. Cache
  • C. Arithmetic Logic Unit (ALU)
  • D. Program Counter
1 markfoundation

Name three main components of the CPU and state the purpose of each.

3 marksstandard

Quick recall flashcards

What does CPU stand for?
Central Processing Unit
What does ALU stand for?
Arithmetic Logic Unit

16 questions on CPU Architecture: practise free

Instant marking, adaptive difficulty and spaced-repetition flashcards โ€” all aligned to your exam board.

Start revising free โ†’